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Data prefetching, i.e., the act of predicting application’s future memory accesses and fetching those that are
not in the on-chip caches, is a well-known and widely-used approach to hide the long latency of memory
accesses. e fruitfulness of data prefetching is evident to both industry and academy: nowadays, almost
every high-performance processor incorporates a few data prefetchers for capturing various access paerns of
applications; besides, there is a myriad of proposals for data prefetching in the research literature, where each
proposal enhances the eciency of prefetching in a specic way. In this survey, we discuss the fundamental
concepts in data prefetching and study state-of-the-art hardware data prefetching approaches.
Additional Key Words and Phrases: Data Prefetching, Scale-Out Workloads, Server Processors, and Spatio-
Temporal Correlation.
1 INTRODUCTION
Server workloads like Media Streaming andWeb Search serve millions of users and are considered
an important class of applications. Such workloads run on large-scale data-center infrastructures
that are backed by processors which are essentially tuned for low latency and quality-of-service
guarantees. ese processors typically include a handful of high-clock frequency, aggressively-
speculative, and deeply-pipelined cores so as to run server applications as fast as possible, satisfying
end-users’ latency requirements [1–11].
Much to processor designer’s chagrin, bolenecks in the memory system prevent server pro-
cessors from geing high performance on server applications. As server workloads operate on a
large volume of data, they produce active memory working sets that dwarf the capacity-limited
on-chip caches of server processors and reside in the o-chip memory; hence, these applications
frequently miss the data in the on-chip caches and access the long-latency memory to retrieve
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2it. Such frequent data misses preclude server processors from reaching their peak performance
because cores are idle waiting for the data to arrive [1, 4, 12–24].
System architects have proposed various strategies to overcome the performance penalty of
frequent memory accesses. Data Prefetching is one of these strategies that has demonstrated
signicant performance potentials. Data prefetching is the art of predicting future memory accesses
and fetching those that are not in the cache before a core explicitly asks for them in order to hide
the long latency of memory accesses. Nowadays, virtually every high-performance computing
chip uses a few data prefetchers (e.g., Intel Xeon Phi [25], IBM Blue Gene/Q [26], AMD Opteron [27],
and UltraSPARC III [28]) to capture regular and/or irregular memory access paerns of various
applications. In the research literature, likewise, there is a myriad of proposals for data prefetching,
where every proposal makes the prefetching more ecient in a specic way.
In this study, we rst discuss the fundamental concepts in data prefetching then study recent,
as well as classic, hardware data prefetchers in the context of server workloads. We describe the
operations of every data prefetcher, in detail, and shed light on its design trade-os. In a nutshell,
we make the following contributions in this study:
• We describe memory access paerns of applications and discuss how these paerns lead to
dierent classes of correlations, from which data prefetchers can predict future memory
accesses.
• We describe the operations of state-of-the-art hardware data prefetchers in the research
literature and discuss how they are able to capture data cache misses.
• We highlight the overheads of every data prefetching technique and discuss the feasibility
of implementing it in modern processors.
1.1 Why Hardware Data Prefetching?
Progress in technology fabrication accompanied by circuit-level and microarchitectural advance-
ments have brought about signicant enhancements in the processors’ performance over the past
decades. Meanwhile, the performance of memory systems has not held speed with that of the pro-
cessors, forming a large gap between the performance of processors and memory systems [29–41].
As a consequence, numerous approaches have been proposed to enhance the execution performance
of applications by bridging the processor-memory performance gap. Hardware data prefetching is
just one of these approaches. Hardware data prefetching bridges the gap by proactively fetching
the data ahead of the cores’ requests in order to eliminate the idle cycles in which the processor
is waiting for the response of the memory system. In this section, we briey review the other
approaches that target the same goal (i.e., bridging the processor-memory performance gap) but in
other ways.
Multithreading [42] enables the processor to beer utilize its computational resources, as stalls
in one thread can be overlapped with the execution of other thread(s) [43–46]. Multithreading,
however, only improves throughput and does nothing for (or even worsens) the response time [1,
33, 47], which is crucial for satisfying the strict latency requirements of server applications.
read-Based Prefetching techniques [48–52] exploit idle thread contexts or distinct pre-
execution hardware to drive helper threads that try to overlap the cache misses with speculative
execution. Such helper threads, formed either by the hardware or by the compiler, execute a piece
of code that prefetches for the main thread. Nonetheless, the additional threads and fetch/execution
bandwidth may not be available when the processor is fully utilized. e abundant request-level
parallelism of server applications [1, 4] makes such schemes ineective in that the helper threads
need to compete with the main threads for the hardware context.
3Runahead Execution [53, 54] makes the execution resources of a core that would otherwise
be stalled on an o-chip cache miss to go ahead of the stalled execution in an aempt to discover
additional load misses. Similarly, Branch Prediction Directed Prefetching [55] utilizes the
branch predictor to run in advance of the executing program, thereby prefetching load instructions
along the expected future path. Such approaches, nevertheless, are constrained by the accuracy
of the branch predictor and can cover simply a portion of the miss latency, since the runahead
thread/branch predictor may not be capable of executing far ahead in advance to completely hide
a cache miss. Moreover, these approaches can only prefetch independent cache misses [56] and
may not be eective for many of the server workloads, e.g., OLTP andWeb applications, that are
characterized by long chains of dependent memory accesses [57, 58].
On the soware side, there are eorts to re-structure programs to boost chip-level Data Sharing
and Data Reuse [59, 60] in order to decrease o-chip accesses. While these techniques are useful
for workloads with modest datasets, they fall short of eciency for big-data server workloads,
where the multi-gigabyte working sets of workloads dwarf the few megabytes of on-chip cache
capacity. e ever-growing datasets of server workloads make such approaches unscalable. So-
ware Prefetching techniques [61–65] prole the program code and insert prefetch instructions to
eliminate cache misses. While these techniques are shown to be benecial for small benchmarks,
they usually require signicant programmer eort to produce optimized code to generate timely
prefetch requests.
Memory-Side Prefetching techniques [66–68] place the hardware for data prefetching near
DRAM, for the sake of saving precious SRAM budget. In such approaches (e.g., [67]), prefetching is
performed by a user thread running near the DRAM, and prefetched pieces of data are sent to the
on-chip caches. Unfortunately, such techniques lose the predictability of core requests [69] and are
incapable of performing cache-level optimizations (e.g., avoiding cache pollution [70]).
1.2 Background
In this section, we briey overview a background on hardware data prefetching and refer the reader
to prior work [17, 69, 71] for more details. For simplicity, in the rest of the manuscript, we use the
term prefetcher to refer to the core-side hardware data prefetcher.
1.2.1 Predicting Memory References. e rst step in data prefetching is predicting future mem-
ory accesses. Fortunately, data accesses demonstrate several types of correlations and localities, that
lead to the formation of paerns among memory accesses, from which data prefetchers can predict
future memory references. ese paerns emanate from the layout of programs’ data structures in
the memory, and the algorithm and the high-level programming constructs that operate on these
data structures.
In this work, we classify the memory access paerns of applications into three distinct categories:
(1) strided, (2) temporal, and (3) spatial access paerns.
Strided Accesses: Strided access paern refers to a sequence of memory accesses in which the
distance of consecutive accesses is constant (e.g., {A,A+k,A+2k, . . . }). Such paerns are abundant
in programs with dense matrices and frequently come into sight when programs operate on multi-
dimensional arrays. Strided accesses also appear in pointer-based data structures when memory
allocators arrange the objects sequentially and in a constant-size manner in the memory [72].
Temporal Address Correlation: Temporal address correlation [58] refers to a sequence of ad-
dresses that favor being accessed together and in the same order (e.g., if we observe {A,B,C,D},
then it is likely for {B,C,D} to follow {A} in the future). Temporal address correlation stems
4fundamentally from the fact that programs consist of loops, and is observed when data structures
such as lists, arrays, and linked lists are traversed. When data structures are stable [73], access
paerns recur, and the temporal address correlation is manifested [58].
Spatial Address Correlation: Spatial address correlation [74] refers to the phenomenon that
similar access paerns occur in dierent regions of memory (e.g., if a program visits locations
{A,B,C,D} of Page X , it is probable that it visits locations {A,B,C,D} of other pages as well).
Spatial correlation transpires because applications use various objects with a regular and xed
layout, and accesses reappear while traversing data structures [74].
1.2.2 Prefetching Lookahead. Prefetchers need to issue timely prefetch requests for the predicted
addresses. Preferably, a prefetcher sends prefetch requests well in advance and supply enough
storage for the prefetched blocks in order to hide the entire latency of memory accesses. An early
prefetch request may cause evicting a useful block from the cache, and a late prefetch may decrease
the eectiveness of prefetching in that a portion of the long latency of a memory access is exposed
to the processor.
Prefetching lookahead refers to how far ahead of the demand miss stream the prefetcher can send
requests. An aggressive prefetcher may oer a high prefetching lookahead (say, eight) and issue
many prefetch requests ahead of the processor to hide the entire latency of memory accesses;
on the other hand, a conservative prefetcher may oer a low prefetching lookahead and send a
single prefetch request in advance of the processor’s demand to avoid wasting resources (e.g., cache
storage and memory bandwidth). Typically, there is a trade-o between the aggressiveness of
a prefetching technique and its accuracy: making a prefetcher more aggressive usually leads to
covering more data-miss–induced stall cycles but at the cost of fetching more useless data.
Some pieces of prior work propose to dynamically adjust the prefetching lookahead [55, 70, 75].
Based on the observation that the optimal prefetching degree is dierent for various applications
and various execution phases of a particular application, as well, these approaches employ heuristics
to increase or decrease the prefetching lookahead, dynamically at run-time. For example, SPP [75]
monitors the accuracy of issued prefetch requests and reduce the prefetching lookahead if the
accuracy becomes smaller than a predened threshold.
1.2.3 Location of Data Prefetcher. Prefetching can be employed to move the data from lower
levels of the memory hierarchy to any higher level1. Prior work used data prefetchers at all cache
levels, from the primary data cache to the shared last-level cache.
e location of a data prefetcher has a profound impact on its overall behavior [76]. A prefetcher
in the rst-level cache can observe all memory accesses, and hence, is able to issue highly-accurate
prefetch requests, but at the cost of imposing large storage overhead for recording the metadata
information. In contrast, a prefetcher in the last-level cache observes the access sequences that
have been ltered at higher levels of the memory hierarchy, resulting in lower prediction accuracy,
but higher storage eciency.
1.2.4 Prefetching Hazards. A naive deployment of a data prefetcher not only may not improve
the system performance but also may signicantly harm the performance and energy-eciency [77].
e two well-known major drawbacks of data prefetching are (1) cache pollution and (2) o-chip
bandwidth overhead.
1We use the term higher (lower) levels of the memory hierarchy to refer to the levels closer to (further away from) the core,
respectively.
5Cache Pollution: Data prefetching may increase the demand misses by replacing useful cache
blocks with useless prefetched data, harming the performance. Cache pollution usually occurs
when an aggressive prefetcher exhibits low accuracy and/or when prefetch requests of a core in a
many-core processor compete for shared resources with demand accesses of other cores [78].
Bandwidth Overhead: In a many-core processor, prefetch requests of a core can delay demand
requests of another core because of contending for memory bandwidth [78]. is interference is the
major obstacle of using data prefetchers in many-core processors, and the problem gets thornier as
the number of cores increases [79, 80].
1.2.5 Placing Prefetched Data. Data prefetchers usually place the prefetched data into one of
the following two structures: (1) the cache itself, and (2) an auxiliary buer next to the cache. In
case an auxiliary buer is used for the prefetched data, demand requests rst look for the data in
the cache; if the data is not found, the auxiliary buer is searched before sending a request to the
lower levels of the memory hierarchy.
Storing the prefetched data into the cache lowers the latency of accessing data when the pre-
diction is correct. However, when the prediction is incorrect or when the prefetch request is not
timely (i.e., too early), having the prefetched data in the cache may result in evicting useful cache
blocks.
1.3 A Preliminary Hardware Data Prefetcher
To give insight on how a stereotype operates, now we describe a preliminary-yet-prevalent type
of stride prefetching. Generally, stride prefetchers are widely used in commercial processors (e.g.,
IBM Power4 [81], Intel Core [82], AMD Opteron [27], Sun UltraSPARC III [28]) and have been shown
quite eective for desktop and engineering applications. Stride prefetchers [83–90] detect streams
(i.e., the sequence of consecutive addresses) that exhibit strided access paerns (Section 1.2.1) and
generate prefetch requests by adding the detected stride to the last observed address.
Instruction-Based Stride Prefetcher (IBSP) [83] is a preliminary type of stride prefetching.
e prefetcher tracks the strided streams on a per load instruction basis: the prefetcher observes
accesses issued by individual load instructions and sends prefetch requests if the accesses manifest
a strided paern. Figure 1 shows the organization of IBSP’s metadata table, named Reference
Prediction Table (RPT). RPT is a structure tagged and indexed with the Program Counter (PC) of load
instructions. Each entry in the RPT corresponds to a specic load instruction; it keeps the Last
Block referenced by the instruction and the Last Stride observed in the stream (i.e., the distance of
two last addresses accessed by the instruction).
Upon each trigger access (i.e., a cache miss or a prefetch hit), the RPT is searched with the PC of
the instruction. If the search results in a miss, it means that no history does exist for the instruction,
and hence, no prefetch request can be issued. Under two circumstances, a search may result in
a miss: (1) whenever a load instruction is a new one in the execution ow of the program, and
ergo, no history has been recorded for it so far, and (2) whenever a load instruction is re-executed
aer a long time, and the corresponding recorded metadata information has been evicted from
the RPT due to conicts. In such cases when no matching entry does exist in the RPT, a new
entry is allocated for the instruction, and possibly a victim entry is evicted. e new entry is
tagged with the PC, and the Last Block eld of the entry is lled with the referenced address. e
Last Stride is also set to zero (an invalid value) as no stride has yet been observed for this stream.
However, if searching the RPT results in a hit, it means that there is a recorded history for the
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Fig. 1. The organization of Instruction-Based Stride Prefetcher (IBSP). The ‘RPT’ keeps track of various
streams.
instruction. In this case, the recorded history information is checked with the current access to nd
out whether or not the stream is a strided one. To do so, the dierence of the current address and
the Last Block is calculated to get the current stride. en, the current stride is checked against the
recorded Last Stride. If they do not match, it is implied that the stream does not exhibit a strided
access paern. However, if they match, it is construed that the stream is a strided one as three
consecutive accesses have produced two identical strides. In this case, based on the lookahead
of the prefetcher (Section 1.2.2), several prefetch requests are issued by consecutively adding the
observed stride to the requested address. For example, if the current address and the current stride
are A and k , respectively, and the lookahead of prefetching is three, prefetch candidates will be
{A+ k,A+ k + k,A+ k + k + k}. Finally, regardless of the fact that the stream is strided or not, the
corresponding RPT entry is updated: the Last Block is updated with the current address, and the
Last Stride takes the value of the current stride.
In the following chapters, we introduce state-of-the-art data prefetchers and describe their
mechanism.
2 SPATIAL PREFETCHING
Spatial data prefetchers predict future memory accesses by relying on spatial address correlation, i.e.,
the similarity of access paerns among multiple regions of memory. Access paerns demonstrate
spatial correlation because applications use data objects with a regular and xed layout, and accesses
reoccur when data structures are traversed [74]. Spatial data prefetchers [74, 75, 91–98] divide
the memory address space into xed-size sections, named Spatial Regions, and learn the memory
access paerns over these sections. e learned access paerns are then used for prefetching future
memory references when the application touches the same or similar Spatial Regions.
Spatial data prefetchers impose low area overhead because they store osets (i.e., the distance
of a block address from the beginning of a Spatial Region) or deltas (i.e., the distance of two
consecutive accesses that fall into a Spatial Region) as their metadata information, and not complete
addresses. Another equally remarkable strength of spatial data prefetchers is their ability to
eliminate compulsory cache misses. Compulsory cache misses are a major source of performance
degradation in important classes of applications, e.g., scan-dominated workloads, where scanning
large volumes of data produces a bulk of unseen memory accesses that cannot be captured by
caches [74]. By utilizing the paern that was observed in a past Spatial Region to a new unobserved
Spatial Region, spatial prefetchers can alleviate the compulsory cachemisses, signicantly enhancing
system performance.
7e critical limitation of spatial data prefetching is its ineptitude in predicting pointer-chasing–
caused cache misses. As dynamic objects can potentially be allocated everywhere in the memory,
pointer-chasing accesses do not necessarily exhibit spatial correlation, producing bulks of dependent
cache misses for which spatial prefetchers can do very lile (cf. Section 3).
We include two state-of-the-art spatial prefetching techniques: (1) Spatial Memory Stream-
ing [91], and (2) Variable Length Delta Prefetcher [93].
2.1 Spatial Memory Streaming (SMS)
SMS is a state-of-the-art spatial prefetcher that was proposed and evaluated in the context of server
and scientic applications. Whenever a Spatial Region is requested for the rst time, SMS starts to
observe and record accesses to that Spatial Region as long as the Spatial Region is actively used by
the application. Whenever the Spatial Region is no longer utilized (i.e., the corresponding blocks of
the Spatial Region start to be evicted from the cache), SMS stores the information of the observed
accesses in its metadata table, named Paern History Table (PHT).
e information in PHT is stored in the form of 〈event , pattern〉. e event is a piece of
information to which the observed access paern is correlated. at is, it is expected for the stored
access paern to be used whenever event reoccurs in the future. SMS empirically chooses PC+Oset
of the trigger access (i.e., the PC of the instruction that rst accesses the Spatial Region combined
with the distance of the rst requested cache block from the beginning of the Spatial Region) as the
event to which the access paerns are correlated. Doing so, whenever a PC+Oset is reoccurred,
the correlated access paern history is used for issuing prefetch requests. e pattern is the history
of accesses that happen in every Spatial Region. SMS encodes the paerns of the accesses as a
bit vector. In this manner, for every cache block in a Spatial Region, a bit is stored, indicating
whether the block has been used during the latest usage of the Spatial Region (‘1’) or not (‘0’).
erefore, whenever a pattern is going to be used, prefetch requests are issued only for blocks
whose corresponding bit in the stored pattern is ‘1.’ Figure 2 shows the hardware realization of
SMS.
Issue Prefetch
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Fig. 2. The organization of Spatial Memory Streaming (SMS).
2.2 Variable Length Delta Prefetcher (VLDP)
VLDP is a recent state-of-the-art spatial data prefetcher that relies on the similarity of delta paerns
among Spatial Regions of memory. VLDP records the distance between consecutive accesses that
fall into Spatial Regions and uses them to predict future misses. e key innovation of VLDP is
8the deployment of multiple prediction tables for predicting delta paerns. VLDP employs several
history tables where each table keeps the metadata based on a specic length of the input history.
Figure 3 shows the metadata organization of VLDP. e three major components are Delta
History Buer (DHB), Delta Prediction Table (DPT), and Oset Prediction Table (OPT). DHB is a
small table that records the delta history of currently-active Spatial Regions. Each entry in DHB is
associated with an active Spatial Region and contains details like the Last Referenced Block. ese
details are used to index OPT and DPTs for issuing prefetch requests.
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Fig. 3. The organization of Variable Length Delta Prefetcher (VLDP).
DPT is a set of key-value pairs that correlates a delta sequence to the next expected delta. VLDP
benets from multiple DPTs where each DPT records the history with a dierent length of the
input. DPT−i associates a sequence of i deltas to the next expected delta. For example, if the
last three deltas in a Spatial Region are d3,d2, and d1 (d1 is the most recent delta), DPT -2 stores
[ 〈d3,d2〉 → d1] , while DPT -1 records [ 〈d2〉 → d1] . While looking up the DPTs, if several of them
oer a prediction, the prediction of the table with the longest sequence of deltas is used, because
predictions that are made based on longer inputs are expected to be more accurate [74]. is way,
VLDP eliminates wrong predictions that are made by short inputs, enhancing both accuracy and
miss coverage of the prefetcher.
OPT is another metadata table of VLDP, that is indexed using the oset (and not delta) of the
rst access to a Spatial Region. Merely relying on deltas for prefetching causes the prefetcher to
need to observe at least rst two accesses to a Spatial Region before issuing prefetch requests;
however, there are many sparse Spatial Regions in which a few, say, two, of the blocks are used
by the application. erefore, waiting for two accesses before starting the prefetching may divest
the prefetcher of issuing enough prefetch requests when the application operates on a signicant
number of sparse Spatial Regions. Employing OPT enables VLDP to start prefetching immediately
aer the rst access to Spatial Regions. OPT associates the oset of the rst access of a Spatial
Region to the next expected delta. Aer the rst access to a Spatial Region, OPT is looked up using
the oset of the access, and the output of the table is used for issuing a prefetch request. For the
rest of the accesses to the Spatial Region (i.e., second access onward), VLDP uses only DPTs.
Even though VLDP relies on prediction tables with a single next expected delta, it is still able
to oer a prefetching lookahead larger than one (Section 1.2.2), using the proposed multi-degree
prefetching mechanism. In themulti-degreemode, upon predicting the next delta in a Spatial Region,
VLDP uses the prediction as an input for DPTs to make more predictions.
92.3 Conclusion
Spatial prefetching has been proposed and developed to capture the similarity of access paerns
among memory pages (e.g., if a program visits locations {A,B,C,D} of Page X , it is probable that it
visits locations {A,B,C,D} of other pages as well). Spatial prefetching works because applications
use data objects with a regular and xed layout, and accesses reoccur when data structures are
traversed. Spatial prefetching is appealing since it imposes low storage overhead to the system,
paving the way for its adoption in the future systems.
3 TEMPORAL PREFETCHING
Temporal prefetching refers to replaying the sequence of past cache misses in order to avert future
misses. Temporal data prefetchers [58, 67, 92, 99–104] record the sequence of data misses in the
order they appear and use the recorded history for predicting future data misses. Upon a new data
miss, they search the history and nd a matching entry and replay the sequence of data misses
aer the match in an aempt to eliminate potential future data misses. A tuned version of temporal
prefetching has been implemented in IBM Blue Gene/Q, where it is called List Prefetching [26].
Temporal prefetching is an ideal choice to eliminate long chains of dependent cache misses, that
are common in pointer-chasing applications (e.g., OLTP andWeb) [58]. A dependent cache miss
refers to a memory operation that results in a cache miss and is dependent on data from a prior cache
miss. Such misses have a marked eect on the execution performance of applications and impede
the processor from making forward progress since both misses are fetched serially [56, 58]. Because
of the lack of strided/spatial correlation among dependent misses, stride and spatial prefetchers
are usually unable to prefetch such misses [105]; however, temporal prefetchers, by recording
and replaying the sequences of data misses, can prefetch dependent cache misses and result in a
signicant performance improvement.
Temporal prefetchers, on the other face of the coin, also have shortcomings. Temporal prefetching
techniques exhibit low accuracy as they do not know where streams end. at is, in the foundation
of temporal prefetching, there is no wealth of information about when prefetching should be stopped;
hence, temporal prefetchers continue issuing many prefetch requests until another triggering event
occurs, resulting in a large overprediction. Moreover, as temporal prefetchers rely on address
repetition, they are unable to prevent compulsory misses (unobserved misses) from happening. In
other words, they can only prefetch cache misses that at least once have been observed in the past;
however, there are many important applications (e.g., DSS) in which the majority of cache misses
occurs only once during the execution of the application [74], for which temporal prefetching can
do nothing. Furthermore, as temporal prefetchers require to store the correlation between addresses,
they usually impose large storage overhead (tens of megabytes) that cannot be accommodated
on-the-chip next to the cores. Consequently, temporal prefetchers usually place their metadata
tables o-the-chip in the main memory. Unfortunately, placing the history information o-the-chip
increases the latency of accessing metadata, and more importantly, results in a drastic increase in
the o-chip bandwidth consumption for fetching and updating the metadata.
We include two state-of-the-art temporal prefetching techniques: (1) Sampled TemporalMemory
Streaming [101], and (2) Irregular Stream Buffer [103].
3.1 Sampled Temporal Memory Streaming (STMS)
STMS is a state-of-the-art temporal data prefetcher that was proposed and evaluated in the context
of server and scientic applications. emain observation behind STMS is that the length of temporal
streams widely diers across programs and across dierent streams in a particular program, as well;
ranging from a couple to hundreds of thousands of cache misses. In order to eciently store the
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information of various streams, STMS uses a circular FIFO buer, named History Table, and appends
every observed cache miss to its end. is way, the prefetcher is not required to x a specic
predened length for temporal streams in the metadata organization, that would be resulted in
wasting storage for streams shorten than the predened length or discarding streams longer than
it; instead, all streams are stored next to each other in a storage-ecient manner. For locating
every address in the History Table, STMS uses an auxiliary set-associative structure, named Index
Table. e Index Table stores a pointer for every observed miss address to its last occurrence in
the History Table. erefore, whenever a cache miss occurs, the prefetcher rst looks up the Index
Table with the missed address and gets the corresponding pointer. Using the pointer, the prefetcher
proceeds to the History Table and issues prefetch requests for addresses that have followed the
missed address in the history.
Figure 4 shows the metadata organization of STMS, which mainly consists of a History Table and
an Index Table. As both tables require multi-megabyte storage for STMS to have reasonable miss
coverage, both tables are placed o-the-chip in the main memory. Consequently, every access to
these tables (read or update) should be sent to the main memory and brings/updates a cache block
worth of data. at is, for every stream, STMS needs to wait for two long (serial) memory requests
to be sent (one to read the Index Table and one to read the correct location of the History Table) and
their responses to come back to the prefetcher before issuing prefetch requests for the stream. e
delay of the two o-chip memory accesses, however, is compensated over several prefetch requests
of a stream if the stream is long enough.
Index Table
A
History Table
A B C    
B
C
 
 
 
   
Fig. 4. The organization of Sampled Temporal Memory Streaming (STMS).
3.2 Irregular Stream Buffer (ISB)
ISB is another state-of-the-art proposal for temporal data prefetching that targets irregular streams
of temporally-correlated memory accesses. Unlike STMS that operates on the global miss sequences,
ISB aempts to extract temporal correlation among memory references on a per load instruction
basis (Section 1.3). e key innovation of ISB is the introduction of an extra indirection level
for storing metadata information. ISB denes a new conceptual address space, named Structural
Address Space (SAS), and maps the temporally-correlated physical address to this address space in a
way that they appear sequentially. at is, with this indirection mechanism, physical addresses
that are temporally-correlated and used one aer another, regardless of their distribution in the
Physical Address Space (PAS) of memory, become spatially-located and appear one aer another in
SAS. Figure 5 shows a high-level example of this linearization.
ISB utilizes two tables to record a bidirectional mapping between address in PAS and SAS: one
table, named Physical-to-Structural Address Mapping (PSAM), records temporally-correlated physical
addresses and their mapping information (i.e., to which location in SAS they are mapped); the other
table, named Structural-to-Physical Address Mapping (SPAM), keeps the linearized form of physical
addresses in SAS and the corresponding mapping information (i.e., which physical addresses are
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Physical Address Space (PAS)
A B C D
Structural Address Space (SAS)
A C B D
Fig. 5. An example of linearizing scaered temporally-correlated memory references.
mapped to every structural address). e main purpose of such a linearization is to represent
the metadata in a spatially-located manner, paving the way to puing the metadata o-the-chip
and caching its content in on-chip structures [106]. Like STMS, ISB puts its metadata information
o-the-chip to save the precious SRAM storage; however, unlike them, ISB caches the content of
its o-chip metadata tables in on-chip structures. Caching the metadata works for ISB as a result of
the provided spatial locality. By caching the metadata information, ISB (1) provides faster access to
metadata since the caches oer a high hit ratio, and it is not required to proceed to the o-chip
memory for every metadata access, and (2) reduces the metadata-induced o-chip bandwidth
overhead as many of the metadata manipulations coalesce in the on-chip caches. Figure 6 shows
an overview of the metadata structures of ISB.
Another important contribution of ISB is the synchronization of o-chip metadata manipulations
with Translation Lookaside Buer (TLB) misses. at is, whenever a TLB miss occurs, concurrent
with resolving the miss, ISB fetches the corresponding metadata information from the o-chip
metadata tables; moreover, whenever a TLB entry is evicted, ISB evicts its corresponding entry
from the on-chip metadata structures and updates the o-chip metadata tables. Doing so, ISB
ensures that the required metadata is always present in the on-chip structures, signicantly hiding
the latency of o-chip memory accesses that would otherwise be exposed.
Physical-to-Structural Address Mapping 
(PSAM)
Structural Address Physical Address
m, m+1,  
n, n+1,  
A, B,  
X, Y,  
 
 
 
 
Structural-to-Physical Address Mapping 
(SPAM)
 
 
 
 
Physical Address Structural Address
A
B
m
m+1
 
 
 
 
X n
Fig. 6. The organization of Irregular Stream Buer (ISB).
3.3 Conclusion
Temporal prefetching has been proposed and developed to capture temporally-correlated access
paerns (i.e., the repetition of access paerns in the same order; e.g., if we observe {A,B,C,D},
then it is likely for {B,C,D} to follow {A} in the future). Temporal prefetching is well benecial
in the context of pointer-chasing applications, where applications produce bulks of cache misses
that exhibit no spatial correlation, but temporal repetition. Temporal prefetchers, however, impose
signicant overheads to the system, which is still a grave concern in the research literature.
4 SPATIO-TEMPORAL DATA PREFETCHING
Temporal and spatial prefetching techniques capture separate subsets of cache misses, and hence,
each omits a considerable portion of cache misses unpredicted. As a considerable fraction of data
misses is predictable only by one of the two prefetching techniques, spatio-temporal prefetching
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tries to combine them in order to reap the benets of both methods. Another motivation for spatio-
temporal prefetching is the fact that the eectiveness of temporal and spatial prefetching techniques
varies across applications. As discussed, pointer-chasing application (e.g., OLTP) produce long
chains of dependent cache misses which cannot be eectively captured by spatial prefetching but
temporal prefetching. On the contrary, scan-dominated applications (e.g., DSS) produce a large
number of compulsory cache misses that are predictable by spatial prefetchers and not temporal
prefetchers.
We include Spatio-Temporal Memory Streaming (STeMS) [105], as it is the only proposal in
this class of prefetching techniques.
4.1 Spatio-Temporal Memory Streaming (STeMS)
STeMS synergistically integrates spatial and temporal prefetching techniques in a unied prefetcher;
STeMS uses a temporal prefetcher to capture the stream of trigger accesses (i.e., the rst access
to each spatial region) and a spatial prefetcher to predict the expected misses within the spatial
regions. e metadata organization of STeMSmainly consists of the metadata tables of STMS [101]
and SMS [91]. STeMS, however, seeks to stream the sequence of cache misses in the order they
have been generated by the processor, regardless of how the corresponding metadata information
has been stored in the history tables of STMS and SMS. To do so, STeMS employs a Reconstruction
Buer which is responsible for reordering the prefetch requests generated by the temporal and the
spatial prefetchers of STeMS so as to send prefetch requests (and deliver their responses) in the
order the processor is supposed to consume them.
For enabling the reconstruction process, the metadata tables of SMS and STMS are slightly
modied. SMS is modied to record the order of the accessed cache blocks within a spatial region
by encoding spatial paerns as ordered lists of osets, stored in Paerns Sequence Table (PST).
Although PST is less compact than PHT (in the original SMS), the oset lists maintain the order
required for accurately interleaving temporal and spatial streams. STMS is also modied and
records only spatial triggers (and not all events as in STMS) in a Region Miss Order Buer (RMOB).
Moreover, entries in both spatial and temporal streams are augmented with a delta eld. e delta
eld in a spatial (temporal) stream represents the number of events from the temporal (spatial)
stream that is interleaved between the current and next events of the same type. Figure 7 gives an
example of how STeMS reconstructs the total miss order.
Region Miss Order Buffer (RMOB)
PC
Delta
Reconstruction Buffer
A A+5 A+8 B C C-1 A+7 B+2 D   
Address
PCA
A
5
PCB
B
2
PCC
C
0
PCD
D
2
  
  
  
Index
PCB
PCA
Seq: (Offset, Delta)
(5, 0) (8, 0) (7, 3)
(2,3)
PCC (-1, 0)
 
 
 
 
Pattern Sequence Table (PST)
Fig. 7. The organization of Spatio-Temporal Memory Streaming (STeMS) and the reconstruction process.
4.2 Conclusion
Spatio-temporal prefetching has been proposed and developed to capture both temporal and spatial
memory access paerns of applications. Spatio-temporal prefetching is based on the observation
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that temporal and spatial prefetchers each target a specic subset of cache misses, and leave the
rest uncovered. Spatial-temporal data prefetching tries to synergistically capture both types of
paerns, that any of the temporal or spatial prefetcher lonely cannot.
5 STATE-OF-THE-ART DATA PREFETCHER
In this chapter, we describe our own proposals for ecient data prefetching that have been published
in recent years. We include them in the chronological order based on their publication date.
5.1 Domino Temporal Data Prefetcher
Domino is a state-of-the-art temporal data prefetcher that is built upon STMS (Section 3.1) and
seeks to improve its eectiveness. Domino is based on the observation that a single miss address,
as used in the lookup mechanism of STMS, cannot always identify the correct miss stream in the
history. erefore, Domino provides a mechanism to look up the history of miss addresses with a
combination of the last one or two miss addresses. To do so, Domino replaces the Index Table of
STMS with a novel structure, named Enhanced Index Table (EIT). EIT like the Index Table of STMS
stores a pointer for each address in the history; but unlike it, keeps the subsequent miss of each
address, additionally. Having the next miss of every address in the EIT enables Domino to nd
the correct stream in the history using the last one or two misses addresses. Moreover, with this
organization, Domino becomes able to start prefetching (i.e., issuing the rst prefetch request) right
aer touching EIT. at is, unlike STMS that needs to wait for two serial memory accesses (one
for Index Table, then another for History Table) to start prefetching, Domino can start prefetching
immediately aer accessing EIT, because EIT contains the address of the rst prefetch candidate.
Starting prefetching sooner, causes Domino to oer superior timeliness as compared to STMS.
Figure 8 shows the organization of the EIT.
A B C D F A Q B A X C U
Row
C  (U, P7) A  (X, P6), (Q, P4), (B, P1)
B  (A, P5), (C, P2)
F  (A, P3)
The most recent super-entry in this row The most recent entry of ‘A’
P1 P2 P3 P4 P5 P6 P7
Fig. 8. The details of the Enhanced Index Table in Domino prefetcher [58].
e EIT is indexed by a single miss address. Associated with every tag, there are several address-
pointer pairs, where the address is a miss of the core and the pointer is a location in the History
Table. An (a, p) pair associated to tag t indicates that the pointer to the last occurrence of miss
address t followed by a is p. e tag along with its associated address-pointer pairs is called a
super-entry, and every address-pointer pair is named an entry. Every row of the EIT has several
super-entries, and each super-entry has several entries. Domino keeps the LRU stack among both the
super-entries and the entries within each super-entry. Upon a cache miss, Domino uses the missed
address to fetch a row of the EIT. en, Domino aempts to nd the super-entry associated with
the missed address. In case a match is not found, nothing will be done, and otherwise, a prefetch
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will be sent for the address eld of the most recent entry in the found super-entry. When the next
triggering event occurs (miss or prefetch hit), Domino searches the super-entry and picks the entry
for which the address eld matches the triggering event. In case no match is found, Domino uses
the triggering event to bring another row from the EIT. Otherwise, Domino sends a request to read
the row of the History Table pointed to by the pointer eld of the matched entry. Once the sequence
of miss addresses from the History Table arrives, Domino issues prefetch requests.
5.2 Bingo Spatial Data Prefetcher
Bingo is a recent proposal for spatial data prefetching, as well as the runner-up (and the winner in
the multi-core evaluations) of e ird Data Prefetching Championship (DPC-3) [107]. Bingo
is based on the observation that assigning footprint information to a single event is suboptimal
as compared to a case where footprints are correlated with multiple events. Bingo discusses that
events either are short, that while their probability of recurrence is high, assigning footprints to
them results in low accuracy, or are long, that while prefetching using them results in high accuracy,
much of the opportunity gets lost since the probability of recurring them is quite low. Bingo, for
this reason, proposes to associate the observed footprint information to multiple events in order to
provide both high opportunity and high accuracy. More specically, Bingo correlates the observed
footprint information of various pages with both PC+Address and PC+Oset of trigger accesses. In
the context of Bingo, PC+Address is considered as a long event, while PC+Oset is treated as a
short event. Whenever the time for prefetching comes (i.e., a triggering access occurs), Bingo uses
the footprint that is associated with the longest occurred event for prefetching (i.e., PC+Address;
and, if no history is recorded for PC+Address, PC+Oset).
A naive implementation of Bingo requires two distinct PHTs: one table maintains the history of
footprints observed aer each PC+Address, while the other keeps the footprint metadata associated
with PC+Oset. Upon looking for a paern to prefetch, logically, rst, the PC+Address of the trigger
access is used to search the long PHT. If a match is found, the corresponding footprint is utilized to
issue prefetch requests. Otherwise, the PC+Oset of the trigger access is used to look up the short
PHT. In case of a match, the footprint metadata of the matched entry will be used for prefetching.
If no matching entry is found, no prefetch will be issued. Such an implementation, however, would
impose signicant storage overhead. Authors in Bingo observe that, in the context of spatial data
prefetching, a considerable fraction of the metadata that is stored in the PHTs are redundant. at
is, there are many cases where both metadata tables (tables associated with long and short events)
oer the same prediction.
To eciently eliminate redundancies in the metadata storage, instead of using multiple history
tables, Bingo proposes having a single history table but looking it up multiple times, each time with
a dierent event. Figure 9 details the practical design of Bingo which uses only one PHT. e
main insight is that short events are carried in long events. at is, by having the long event at
hand, one can nd out what the short events are, just by ignoring parts of the long event. For the
case of Bingo, the information of PC+Oset is carried in PC+Address; therefore, by knowing the
PC+Address, the PC+Oset is also known. To exploit this phenomenon, Bingo proposes having only
one history table which stores just the history of the long event but is looked up with both long and
short events. For the case of Bingo, the history table stores footprints which were observed aer
each PC+Address event, but is looked up with both the PC+Address and PC+Oset of the trigger
access in order to oer high accuracy while not losing prefetching opportunities.
To enable this, Bingo indexes the table with a hash of the shortest event but tags it with the longest
event. Whenever a piece of information is going to be stored in the history metadata, it is associated
with the longest event, and then stored in the history table. To do so, the bits corresponding to the
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Fig. 9. The details of the PHT lookup in Bingo prefetcher. Gray parts indicate the case where lookup with
long event fails to find a match. Each large rectangle indicates a physical way of the history table [74].
shortest event are used for indexing the history table to nd the set in which the metadata should be
stored; however, all bits of the longest event are used to tag the entry. More specically, with Bingo,
whenever a new footprint is going to be stored in the metadata organization, it is associated with
the corresponding PC+Address. To nd a location in the history table for the new entry, a hash of
only PC+Oset is used to index the table. By knowing the set, the baseline replacement algorithm
(e.g., LRU) is used to choose a victim to open room for storing the new entry. Aer determining the
location, the entry is stored in the history table, but all bits of the PC+Address are used for tagging
the entry.
Whenever there is a need for prediction, the PHT is rst looked up with the longest event; if
a match is found, it will be used to make a prediction. Otherwise, the table should be looked up
with the next-longest event. As both long and short events are mapped to the same set, there is
no need to check a new set; instead, the entries of the same set are tested to nd a match with
the shorter event. With Bingo, the table is rst looked up with the PC+Address of the trigger
access. If a match is found, the corresponding footprint metadata will be used for issuing prefetch
requests. Otherwise, the table should be looked up with the PC+Oset of the trigger access. As
both PC+Address and PC+Oset are mapped to the same set, there is no need to check a new set.
at is, all the corresponding PC+Oset entries should be in the same set. erefore, the entries
of the same set are tested to nd a match. In this case, however, not all bits of the stored tags in
the entries are necessary to match; only the PC+Oset bits need to be matched. is way, Bingo
associates each footprint with more than one event (i.e., both PC+Address and PC+Oset) but store
the footprint metadata in the table with only one of them (the longer one) to reduce the storage
requirement. Doing so, redundancies are automatically eliminated because a metadata footprint is
stored once with its PC+Address tag.
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5.3 Multi-Lookahead Oset Prefetcher
Multi-Lookahead Offset Prefetcher (MLOP) [108] is a state-of-the-art oset prefetching. Oset
prefetching, in fact, is an evolution of stride prefetching (Section 1.3), in which, the prefetcher does
not try to detect strided streams. Instead, whenever a core requests for a cache block (e.g., A), the
oset prefetcher prefetches the cache block that is distanced by k cache lines (e.g., A + k), where k
is the prefetch oset. In other words, oset prefetchers do not correlate the accessed address to any
specic stream; rather, they treat the addresses individually, and based on the prefetch oset, they
issue a prefetch request for every accessed address. Oset prefetchers have been shown to oer
signicant performance benets while imposing small storage and logic overheads [109, 110].
e initial proposal for oset prefetching, named Sandbox Prefetcher (SP) [109], aempts to
nd osets that yield accurate prefetch requests. To nd such osets, SP evaluates the prefetching
accuracy of several predened osets (e.g., −8,−7, . . . ,+8) and nally allows osets whose prefetch-
ing accuracy are beyond a certain threshold to issue actual prefetch requests. e later work, named
Best-Offset Prefetcher (BOP) [110] tweaks SP and sets the timeliness as the evaluation metric.
BOP is based on the insight that accurate but late prefetch requests do not accelerate the execution
of applications as much as timely requests do. erefore, BOP nds osets that yield timely prefetch
requests in an aempt to have the prefetched blocks ready before the processor actually asks for
them.
MLOP takes another step and proposes a novel oset prefetcher. MLOP is based on the obser-
vation that while BOP is able to generate timely prefetch requests, it loses much opportunity at
covering cache misses because of relying on a single best oset and discarding many other appropriate
osets. BOP evaluates several osets and considers the oset that can generate the most timely
prefetch requests as the best oset; then, it relies only on this best oset to issue prefetch requests
until another oset becomes beer, and hence, the new best. In fact, this is a binary classication:
the prefetch osets are considered either as timely osets or late osets. Aer classication, the
prefetcher does not allow the so-called late osets to issue any prefetch requests. However, there
might be many other appropriate osets that are less timely but are of value in that they can hide a
signicant fraction of cache miss delays.
To overcome the deciencies of prior work,MLOP proposes to have a spectrum of timelinesses
for various prefetch osets during their evaluations, rather than binarily classifying them. During
the evaluation of various prefetch osets,MLOP considers multiple lookaheads for every prefetch
oset: with which lookahead can an oset cover a specic cache miss? To implement this, MLOP
considers several lookaheads for each oset, and assigns score values to every oset with every
lookahead, individually. Finally, when the time for prefetching comes,MLOP nds the best oset for
each lookahead and allows it to issue prefetch requests; however, the prefetch requests for smaller
lookaheads are prioritized and issued rst. By doing so, MLOP ensures that it allows the prefetcher
to issue enough prefetch requests (i.e., various prefetch osets are utilized; high miss coverage)
while the timeliness is well considered (i.e., the prefetch requests are ordered).
Figure 10 shows an overview of MLOP. To extract osets from access paerns,MLOP uses an
Access Map Table (AMT). e AMT keeps track of several recently-accessed addresses, along with
a bit-vector for each base address. Each bit in the bit-vector corresponds to a cache block in the
neighborhood of the address, indicating whether or not the block has been accessed.
MLOP considers an evaluation period in which it evaluates several prefetch osets and chooses
the qualied ones for issuing prefetch requests later on. For every oset, it considers multiple levels
of score where each level corresponds to a specic lookahead. e score of an oset at lookahead
level X indicates the number of cases where the oset prefetcher could have prefetched an access,
at least X accesses prior to occurrence. For example, the score of osets at the lookahead level 1
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Fig. 10. The hardware realization of our MLOP.
indicates the number of cases where the oset prefetcher could have prefetched any of the futures
accesses.
To eciently mitigate the negative eect of all predictable cache misses,MLOP selects one best
oset from each lookahead level. en, during the actual prefetching, it allows all selected best
osets to issue prefetch requests. Doing so, MLOP ensures that it chooses enough prefetch osets
(i.e., does not suppress many qualied osets like prior work [110]), and will cover a signicant
fraction of cache misses that are predictable by oset prefetching. To handle the timeliness issue,
MLOP ties to send the prefetch requests in a way that the application would have sent if there had
not been any prefetcher: MLOP starts from lookahead level 1 (i.e., the accesses that are expected to
happen the soonest) and issues the corresponding prefetch requests (using its best oset), then goes
to the upper level; this process repeats. With this prioritization,MLOP tries to hide the latency of
all predictable cache misses, as much as possible.
5.4 Runahead Metadata
Runahead MetaData (RMD) [111] is a general technique for harnessing pairwise-correlating
prefetching. Pairwise-correlating prefetching refers to methods that correlate every address (or
more generally, every event [74]) with a single next prediction. e next prediction can be the next
expected address, with address-based pairwise-correlating prefetchers [99, 104, 112–114] or the
next expected delta, with delta-based pairwise-correlating prefetchers [75, 93, 110].
A main challenge in pairwise-correlating prefetching is harnessing prefetching degree. Unlike
streaming prefetchers [58, 101, 102] that prefetch multiple data addresses that follow the correlated
address in the FIFO history buer, or footprint-based prefetchers [74, 91, 95] that prefetch multiple
data addresses whose corresponding bit in the bit-vector is set, pairwise-correlating prefetchers
are limited to a single prediction per correlation entry; they cannot trivially issue multi-degree
prefetching. With this lookahead limitation, pairwise-correlating prefetching faces timeliness as
a major problem, in that, issuing merely a single prefetch request every time may not result in
prefetch requests that cover the whole latency of cache misses (Section 1.2).
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What is typically employed in state-of-the-art pairwise-correlating data prefetchers as the de facto
mechanism, including delta-based [93] and address-based [104] ones, and even similar instruction
prefetchers [115], is using the prediction as input to the metadata tables to make more predictions:
whenever a prediction is made, the prefetcher assumes it a correct prediction, and repeatedly
indexes the metadata table with the prediction to make more predictions. While this approach has
no storage overhead, it oers poor accuracy, as explicitly shown by recent work [58, 74, 75, 115].
e problem with such an approach is that the prefetcher has no information about how many
times it should repeat this process. In fact, this emanates from dissimilar stream lengths: if the
prefetcher repeats this process N times, for streams whose length is smaller than N , say M , it
overprefetches N −M addresses, resulting in inaccuracy; for streams longer than N , it may lose
timeliness. Prior approaches that perform multi-degree prefetching in such a way, typically choose
the degree of prefetching empirically based on a set of studied workloads. For example, Shevgoor
et al. [93] set the degree to four; Bakhshalipour et al. [104] set it to three. ese numbers are
chosen completely experimentally for a specic conguration and by examining a limited number
of workloads, with which, the chosen number provides a reasonable trade-o between accuracy
and timeliness. Obviously, limiting the degree to a certain predened number neither is a solution
that scales to various congurations and workloads, nor is optimal (w.r.t accuracy and timeliness)
for the examined very conguration/workloads.
RMD proposes a novel solution to harness the multi-degree prefetching in the context of pairwise-
correlating prefetchers. e key idea is to have separate metadata information for predicting the
next but one expected event (e.g., the delta following the next delta; two deltas away from now). is
way, in fact, RMD employs two separate metadata tables: one predicts the next event (Distance1;
D1), the other predicts the next but one event (Distance2; D2), which is called Runahead Metadata
Table. When issuing multi-degree prefetching, the rst prefetching is issued using only D1. For
issuing the second prefetch, D1 is searched using its previous prediction, similar to multi-degree
prefetching of previous methods; meanwhile, D2 is searched using the actual input (not prediction);
the prefetch request is issued only if the prediction of both tables match; otherwise, the prefetching
is nished. From the third prefetch request (if any) onward, both tables are searched using the
corresponding inputs from the previous steps; if their predictions match, the prefetch request is
issued and the process continues; otherwise, the prefetching is nished, concluding that the stream
has come to an end.
e reason for adding D2 is to harness the multi-degree prefetching of D1: until when the
recursive lookups should resume? As D2 operates one step ahead of D1, what D2 oers is what
D1 is expected to oer in the next step. Hence, when D1’s second prediction (i.e., prediction using
the previous prediction as input) is not equal with D2’s prediction, it is intuitively concluded that
the stream has been nished, and no further prefetch request is issued for the current stream.
However, as long as the predictions match, the prefetcher continues prefetching to provide ecient
timeliness, while preserving accuracy.
Figure 11 epitomizes how RMD works. e entries in tables are interpreted in this way: 〈A, B〉 in
D1 shows that immediately aerA, it is expected B to happen; 〈C , J 〉 in D2 is intended to mean that
two steps away fromC , it is expected J to happen. Consider that A happens. RMD indexes D1 by A.
e prediction of D1 is B; a prefetch request is issued for B. en, D1 is indexed by B; meanwhile,
D2 is indexed by A. e predictions of both D1 and D2 are C; their predictions match, and the
prefetcher prefetches C . en, D1 is indexed by C and D2 by B. e prediction of D1 is D, and the
prediction of D2 is P ; their predictions do not match, and no further prefetch request is issued.
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Fig. 11. An illustration of how RMD works.
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